



University of Asia Pacific
Department of Computer Science and
Engineering

Design and Testing Of VLSI Lab
(CSE 458)

Submitted By

Mazharul Islam Sourav

ID: 22101133

Section: C-2

Semester: 4-2

Submitted To



Rashik Rahman

Lecturer


Department of Computer Science
and Engineering

University of Asia Pacific

Inverter



Output Graph



Verilog Generation

Verilog | Hierarchy | Netlist | Critical path

```
// DSCH 3.5
// 4/22/2026 8:41:03 PM
// D:\4-2\VLSI Lab\Lab 04.sch

module Lab04( in1,out1);
input in1;
output out1;
wire ;
nmos #(1) nmos_1(out1,vss,in1); // 0.3u 0.05u
pmos #(1) pmos_2(out1,vdd,in1); // 0.5u 0.05u
endmodule

// Simulation parameters in Verilog Format
always
#200 in1=~in1;

// Simulation parameters
// in1 CLK 1 1
```

Information


Module name (8 char. max)

☒ Add gate delay info
☒ Append simul. informations
☐ Add labels as comments

The Verilog file has 18 lines
The design includes 6 symbols
The circuit has 3 nodes

Misc.
Time scale :
Max clocks:

Compile status



Github: [Link](#)